WILDSTAR 3P20 3U OpenVPX PCIe/LVDS Switch – WP3P20
The WILDSTAR 3P20 3U OpenVPX PCIe/LVDS Switch is a rugged 3U board that provides switching between backplane slots of multiple channels of Gen4 PCIe and/or LVDS and features high density VITA 91 backplane connectors that double the available I/O density per slot.
This high-performance Switch is readily integrated into a vendor-neutral 3U VPX system, or deployed within Annapolis' proven WILD100 EcoSystem for 3U OpenVPX.
This next-generation 3U Switch utilizes PCIe/LVDS multiplexers to enable run-time software control of whether backplane ports are PCIe or LVDS.
The rugged board is available in industrial temperature grades, via air, conduction or air-flow-through (AFT) cooling.
It is VITA 65-compliant, and aligns with CMOSS and the SOSA™ Technical Standard.
See all of the Annapolis Switches. See all high-density VITA 91 enabled products.
General Features
- Developed in alignment with the SOSA™ Technical Standard
- Provides switching between backplane slots of multiple channels of Gen4 PCIe and/or LVDS
- PCIe/LVDS multiplexers provide run-time software control of backplane ports
- Supports 8x G4 PCIe, 4x G4 PCIe/8 LVDS, or 16 LVDS for each 8x Interface
- Supports up to 128 LVDS or eight 8x PCIe Interfaces (or a mix)
- Connector based on VITA 91 for Higher Density VPX Applications
- Expansion Plane LVDS and Front Panel IO switching customization available
Xilinx® Zynq® UltraScale+™ MPSoC Motherboard Controller
- Xilinx UltraScale+ ZU11EG MPSoC running Linux
- Processing Subsystem (PS)
- Quad core A53 ARM APU running at 1.2 GHz
- Dual core R5 ARM RPU
- 8GB DDR4 DRAM
- 4 GB SATA SSD
- 128MB QSPI NOR
- Programmable Logic subsystem (PL)
- 653K System Logic cells in Programmable Logic
- 22.5Mb of UltraRAM
- Processing Subsystem (PS)
Gen4 PCI Express Expansion Plane Switch
- Supports any backplane port (and one of the optical ports in Rev B) being a root complex
- Supports 8x or dual 4x for each backplane port
- Based on Microchip Switchtec™ PFX Switch Silicon
- PCIe Switch Fast Boot and Availability
- Ultra-low latency cut through performance
- Error Containment
- Advanced Error Reporting (AER) on all ports
- Downstream Port Containment (DPC) on all downstream ports
- Completion Timeout Synthesis (CTS) to prevent an error state in an upstream host due to incomplete non-posted transactions
System Management
- System Management using Intelligent Platform Management Interface (IPMI)
- Diagnostic monitoring and configuration
- Current, Voltage and Temperature Monitoring Sensors
Mechanical and Environmental
- 3U OpenVPX (VITA 65) Compliant 1.0″ spacing
- Supports SOSA Slot Profile S11.8.1-5 (see Hardware Reference Manual for Details)
- Integrated Heat Sink and Board Stiffener
- Available in Industrial Temperature Grades
- Air, Air-Flow-Through or Conduction Cooled
- Only requires +12V and +3.3VAUX from backplane
- High density VITA 91 backplane connectors for up to 128 diff pairs
The following documentation is available for registered users of our site. Please log in or feel free to register for our site.
Technical Documents
For additional documentation, please contact your Sales Representative.
